Sundance SMT381 2004 - Manual (Page 75)

Figure 67. PLL Configuration Sequence.
The figure below explains the state diagram residing in the firmware design
(SMT338-VP’s Fpga). This design ultimately executes the procedures explained in
the previous figures and paragraph.