S D I 3 G / D u a l L i n k E x c h a n g e M o d u l e P r o d u c t M a n u a l , R e v . B
Page 13
Appendix A- FPGA Upgrade Procedure
