NXP Semiconductors PCA9665 - Manual (Page 38)

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PCA9665_2
© NXP B
.V
. 2006. All r
ights reser
v ed.
Pr
oduct data sheet
Re
v
. 02 — 7 December 2006
38 of 91
NXP Semiconductor
s
PCA9665
Fm+ parallel b
us to I
2 C-b
us contr
oller
Table 36. Master Receiver Buffered mode (MODE = 1)
Status
code
(I2CSTA) Status of the
I
2 C-bus and the
PCA9665
Application software response Next action taken by the PCA9665
To/from I2CDAT To/from I2CCOUNT To I2CCON
LB BC[6:0] STA STO SI AA MODE
08h A START condition
has been transmitted Load SLA+R 0 Total number of bytes
to be received X X 0 X 1 SLA+R will be transmitted.
If ACK bit received, BC[6:0] data bytes will be
received, ACK bit will be returned for all of
them.
1 Total number of bytes
to be received X X 0 X 1 SLA+R will be transmitted.
If ACK bit received, BC[6:0] data bytes will be
received, ACK bit will be returned for all of
them, except for the last one where NACK bit
will be returned.
10h A repeated START
condition has been
transmitted Load SLA+R or 0 Total number of bytes
to be received X X 0 X 1 SLA+R will be transmitted.
If ACK bit received, BC[6:0] data bytes will be
received, ACK bit will be returned for all of
them.
1 Total number of bytes
to be received X X 0 X 1 SLA+R will be transmitted.
If ACK bit received, BC[6:0] data bytes will be
received, ACK bit will be returned for all of
them, except for the last one where NACK bit
will be returned.
Load SLA+W and
the data bytes X Total number of bytes
to be transmitted
(= SLA+W + number
of data bytes) X X 0 X 1 SLA+W will be transmitted;
PCA9665 will be switched to Master
Transmitter Buffered mode.
38h Arbitration lost in
NACK bit No I2CDAT action
or X X 0 0 0 X 1 I 2 C-bus will be released;
PCA9665 will enter slave mode.
No I2CDAT action X X 1 0 0 X 1 A START condition will be transmitted when
the bus becomes free.
48h SLA+R has been
transmitted;
NACK has been
received
No I2CDAT action
or X X 1 0 0 X 1 Repeated START condition will be
transmitted.
No I2CDAT action
or X X 0 1 0 X 1 STOP condition will be transmitted;
STO flag will be reset.
No I2CDAT action X X 1 1 0 X 1 STOP condition followed by a START
condition will be transmitted;
STO flag will be reset.