Rainbow Electronics MAX11008 - Manual (Page 56)

MAX11008
Dual RF LDMOS Bias Controller with
Nonvolatile Memory
56 ______________________________________________________________________________________
Software Shutdown Register (SSHUT) (Write Only)
Write to the Software Shutdown register to power down
the MAX11008 or specific sections of the MAX11008 to
optimize power consumption (see Table 21). Bits
D[15:6] are don’t-care bits.
Set FULLPD to 1 to power down all sections of the
MAX11008 except for the serial interface. FULLPD
takes precedence over all of the other power-down
bits. Any commands (other than writing to the Software
Shutdown register) sent to the MAX11008 while in full
power-down mode are ignored. Set FULLPD to 0 to exit
full power-down mode.
Set FBGON to 1 to force the internal voltage reference
to remain powered up. This optimizes ADC conversion
times since the internal voltage reference does not
automatically power down in between conversions
(power-up time for internal reference is typically 50µs),
but it also increases the power dissipation of the
MAX11008. Set FBGON to 0 to power the internal volt-
age reference on and off as required by the ADC.
Set WDGPD to 1 to power down the internal watchdog
oscillator. The watchdog oscillator monitors the internal
circuit’s operation. It is not accessible outside of the
MAX11008. Power down the internal watchdog ocillator
when entering LUS streaming mode.
DATA BITS BIT NAME RESET STATE FUNCTION
D[15:11] Unused XXXXX Unused bits.
D10* AVGMON 0
ADC average monitor enable bit. Set AVGMON to 1 to average the ADC
sample. The ADC average is written to the FIFO. The tracking average has a
unique channel tag and is distinguishable from the raw sample. The average
monitoring is automatically suspended when in LUT streaming and message
modes. ADCMON and AVGMON cannot be active at the same time.
D9 INTEMP2 0
Channel 2 temperature alarm select bit. Set to 1 to configure the channel 2
temperature alarm to monitor the internal temperature sensor instead of the
external temperature sensor. The status of the alarm is indicated by the
channel 2 temperature flags in the flag register. The current-sense alarm for
channel 2 is no longer available in this mode.
D8 ALMCOMP 0
ALARM comparator enable bit. Set to 1 to configure the ALARM output for
comparator mode. Set to 0 to configure the ALARM output for interrupt
mode.
D[7:6] ALMHYST[1:0] 00 ALARM hysteresis select bits. See Table 14a.
D[5:4] ALMCLMP2[1:0 00 Channel 2 clamp-mode select bits. See Table 14b.
D[3:2] ALMCLMP1[1:0 00 Channel 1 clamp-mode select bits. See Table 14b.
D1 ALMPOL 0
ALARM polarity select bit. Set to 1 to configure the ALARM output to be
active-low. Set to 0 for active-high.
D0 ALMOPEN 0
ALARM output configuration select bit. Set to 1 for open-drain ALARM
output. Set to 0 for push-pull ALARM output.
Table 14. Alarm Hardware Configuration Register
ALMHYST1 ALMHYST0 ALARM HYSTERESIS SELECT
0 0 8 LSBs of hysteresis (+1°C)
0 1 16 LSBs of hysteresis (+2°C)
1 0 32 LSBs of hysteresis (+4°C)
1 1 64 LSBs of hysteresis (+8°C)
Table 14a. ALARM Hysteresis Select Bits (ALMHYST[1:0])
X = Don’t care.
* Write-only.