IEI Integration WAFER-945GSE2 v2.00 User Manual

Page 6

Advertising
background image

WAFER-945GSE2 3.5" Motherboard

Page vi

4.6.6 USB Cable (Dual Port without Bracket) (Optional)........................................ 55

4.7

E

XTERNAL

P

ERIPHERAL

I

NTERFACE

C

ONNECTION

................................................... 56

4.7.1 LAN Connection............................................................................................... 57

4.7.2 Serial Device Connection ................................................................................ 57

4.7.3 USB Connection (Dual Connector) ................................................................. 58

4.7.4 VGA Monitor Connection ................................................................................ 59

5 BIOS .............................................................................................................................. 61

5.1

I

NTRODUCTION

......................................................................................................... 62

5.1.1 Starting Setup ................................................................................................... 62

5.1.2 Using Setup ...................................................................................................... 62

5.1.3 Getting Help..................................................................................................... 63

5.1.4 Unable to Reboot after Configuration Changes .............................................. 63

5.1.5 BIOS Menu Bar................................................................................................ 63

5.2

M

AIN

........................................................................................................................ 64

5.3

A

DVANCED

............................................................................................................... 65

5.3.1 CPU Configuration .......................................................................................... 66

5.3.2 IDE Configuration ........................................................................................... 67

5.3.2.1 IDE Master, IDE Slave ............................................................................. 68

5.3.3 Super IO Configuration ................................................................................... 73

5.3.4 Hardware Health Configuration...................................................................... 74

5.3.5 Power Configuration ....................................................................................... 78

5.3.5.1 ACPI configuration ................................................................................... 79

5.3.5.2 APM Configuration................................................................................... 80

5.3.6 Remote Access Configuration .......................................................................... 82

5.3.7 USB Configuration........................................................................................... 85

5.3.8 iEi Feature ....................................................................................................... 86

5.4

PCI/P

N

P................................................................................................................... 87

5.5

B

OOT

........................................................................................................................ 90

5.5.1 Boot Settings Configuration............................................................................. 90

5.5.2 Boot Device Priority ........................................................................................ 92

5.6

S

ECURITY

................................................................................................................. 93

5.7

C

HIPSET

................................................................................................................... 94

5.7.1 North Bridge Chipset Configuration ............................................................... 94

5.7.2 South Bridge Chipset Configuration................................................................ 98

Advertising