AOC P/N : 41A50-144 - Manual (Page 56)

55
Figure 7. timing Diagrams of the TFT Panel Interface (One pixel per clock)
(a) Vertical size in TFT
(b) Vsync width and display position in TFT
(c) Horizontal size in TFT
(d) Hsync width in TFT
t10
PDE
t8
t12
RGB data from
data paths
t7
t9
PHS
t11
Panel Background Color Displayed
PCLK
t10
t14
t16
t13
t16
t5 t3
PVS
PDE
PHS
t2
t1
PHS
t19
PVS
RGBs
t4
t18
t6
t15