AOC P/N : 41A50-144 - Manual (Page 58)

57
2.6.2.1 State 0 (Power Off)
The Pbias signal and Ppower signal are low (inactive). The panel controls and data are forced low. This is the final
state in the power down sequence. PM is kept in state 0 until the panel is enabled.
2.6.2.2 State 1 (Power On)
Intermediate step 1. The Ppower is high (active), the Pbias is low (inactive), and the panel interface is forced low
(inactive).
2.6.2.3 State 2 (Panel Drive Enabled)
Intermediate step 2. The Ppower is high (active), the Pbias is low (inactive), and the panel interface is active.
2.6.2.4 State 3 (Panel Fully Active)
This is the final step in the power up sequence, with Ppower and Pbias high (active), and the panel interface active.
PM is kept in this state until the internal TFT_Enable signal controlled by Panel Control register is disabled. The panel
can be disabled through either an API call under program control or automatically by the gmZAN1 to prevent damage
to the panel.
Figure 9. Panel Power Sequence
In Figure 9 above, t2=t6 and t3=t5. t1,t2,t3 and t4 are independently programmable from one to eight steps in length.
The length of each step is in the range of 511 * X* (TCLKi cycle) or (TCLKi cycle) * 32193 *X, where X is any
positive integer value equal to or less than 256. TCLKi is the reference clock to the gmZAN1 chip, and ranges from
14.318 MHz to 50 MHz in frequency. This programmability provides enough flexibility to meet a wide range of
power sequencing requirements by various panels.
t2
t1
<State1> <State2> <State0>
t3 PBias Output
t6
<State0> <State1>
Data/Controls Signals
TFT_EN Bit
(register bit)
t5
t4 PPWR Output
<State3> <State2>