4 embedded linux, 2 access to nfs share from cavium embedded linux, 3 eusb storage – Kontron AM4211 User Manual

Page 62: 4 booting over pci (oct-remote-boot), Embedded filesystem and init script customizations, Access to nfs share from cavium embedded linux, Eusb storage, Booting over pci (oct-remote-boot)

Advertising
background image

47

AM4211

www.kontron.com

5.4

Embedded Linux

5.4.1

Embedded filesystem and init script customizations

The embedded Linux file system on the AM4211 is an initramfs. This means that any file can be modified but
will return to their original states after a Cavium NPU restart.

By default there is a flash partition that is automatically mounted to /mnt. This partition can be
used to have permanent R/W storage space. All data stored in /mnt will be permanently saved to the
flash (user_jffs2, /dev/mtd3).

You can also creating custom initialization script by adding this in the user_jffs2 partition (/mnt):

# mkdir /mnt/etc

# vi /mnt/etc/rc.local

Add your init code in this file (shell script).

# chmod +x /mnt/etc/rc.local

The script file /mnt/etc/rc.local will be executed at the end of each boot.

5.4.2

Access to NFS share from Cavium Embedded Linux

There is no portmap included in Cavium embedded Linux. To mount NFS share you need to disable
the locking mechanism with the -o arguments, here is an example:

# mount -o nolock [SHARE_ADDRESS] [MOUNT_POINT]

5.4.3

eUSB Storage

The optional eUSB storage can be used into the Linux environment. To mount the device, use the following
commands:

# mkdir /mnt/usb

# mount /dev/sda1 /mnt/usb

5.4.4

Booting over PCI (oct-remote-boot)

Octeon can be booted from a remote host without the need for a boot flash on the Octeon board. For PCI
targets, the Octeon board must be configured for PCI boot mode. This keeps all cores in reset after the chip is
taken out of reset.

1 With cfgtool, select one of the following modes:

[23] Port 4-7 = Target PCIe, Port 8-11 = Disable ( BOOT_PCIE )

[24] Port 4-7 = Target PCIe, Port 8-11 = Target PCIe ( BOOT_PCIE )

[25] Port 4-7 = Target PCIe, Port 8-11 = LAN - XAUI ( BOOT_PCIE )

[26] Port 4-7 = Target PCIe, Port 8-11 = LAN - SGMII ( BOOT_PCIE )

Advertising