Figure 2. typical connection diagram - dsd mode, Cs4392 – Cirrus Logic CS4392 User Manual
Page 8
Advertising
![background image](/manuals/466330/8/background.png)
CS4392
8
DS459PP3
DSD_B
Audio
Data
Processor
*
External Clock
MCLK
AGND
AOUTB+
CS4392
DSD_A
VA
AOUTB-
+5V Analog
Mode
Select
M1 (SDA/ CDIN)
M0 (AD0/CS)
AOUTA-
AOUTA+
VL
Analog
Conditioning
&
Mute
Analog
Conditioning
&
Mute
17
19
18
14
15
16
1
2
3
4
7
8
9
10
M2 (SCL/CCLK)
DSD_CLK
1.0
µ
f
+
RST
6
12
1.0 µf
0.1 µf
10 µf
11
FILT+
0.1 µf
+
+
CMOUT
BMUTEC
13
AMUTEC
20
(Control Port)
5
DSD_MODE
Logic Power
+5V to 1.8V
0.1 µf
Figure 2. Typical Connection Diagram - DSD Mode
* A high logic level for all digital inputs should not exceed VL.
Advertising