Drive registers – Lenze ESVZAR0 RS-485 User Manual

Page 22

Advertising
background image

20

CMVMB401C

Drive Registers

Reg #

Register Name

Default

Range of

Adjustment

Important

60

Total Run Time hours (low word)

Read only. See P540 in drive manual

61

Total Run Time hours (high word)

64

Total Power-on Hours (low word)

Read only. See P541 in drive manual

65

Total Power-on Hours (high word)

70

Network Controlled Digital Output
(TB14) + Relay

0: de-energized, 1: energized
bit 9:

TB-14 state

bit 10:

Relay state

other bits are not used
See section 9.2.14

71

Network Controlled Analog Output

0.0%

0.0 … 100.0

See section 9.2.15

9.2.1 Drive Control - Register #1

Table 6 illustrates the Data High Byte and Data Low Byte format of Register #1, Drive Control.

Table 6: Drive Control - Register #1

Byte

Bit

Status

Data Low Byte

0

Quick Stop

1

Lock Security

2

STOP drive (P111)

3

Start drive

4

Inhibit

5

Network Reference Off

6

Set Reverse

7

Set Forward

Data High Byte

8

Stop Forcing Manual Reference

9

Force Manual Reference (P101)

10

DC Braking ON

11

DC Braking OFF

12

Network Reference (enumeration):
0

Network Reference OFF (used only when bit 5 is set)

1

AUTO: Keypad

2

AUTO: 0-10VDC

3

AUTO: 4-20mA

4…10 AUTO: Presets 1-7
11

AUTO: MOP

12

AUTO: Network

13
14
15

Drive Controls must be unlocked in order to write to this register (refer to section 7.3).
The appropriate bit for the desired action should be set to 1. For example, to stop the drive according to P111, bit 2
should be set (i.e. send 0004h). To start the drive, bit 3 should be set (i.e. send 0008h). Locking security (i.e. setting
bit 1) disables network drive control and the communications watchdog timer and prevents any further writing to
control or parameter registers.

NOTE
During each write to Register #1 only one action can be performed at one time. This means that either a single bit
(0-11) is set to perform a specific action OR the network reference is set using bits 12-15. The drive will respond to
INHIBIT, QUICK STOP and STOP bits even if more than 1 bit is set. But, if more than 1 bit is set and none of them is
either an INHIBIT, QUICK STOP or STOP bit, all bits will be ignored and the drive will respond with exception 04.

Advertising