Section 3: architecture, Clarified that the ctm bit is cleared in stop mode, Corrected cycle times for addc a, rn instruction – Maxim Integrated Ultra-High-Speed Flash Microcontroller User Manual
Page 5
Advertising