Usb root segmentation, Spi (bios only), Page 22 cexpress-bt – ADLINK cExpress-BT User Manual

Page 22

Advertising
background image

Page 22

cExpress-BT

Signal

Pin # Description

I/O

PU/PD

Comment

USB_4_5_OC#

B38

USB over-current sense, USB ports 4 and 5. A pull-up
for this line shall be present on the module. An open
drain driver from a USB current monitor on the carrier
board may drive this line low.

I 3.3VSB

PU 10k 3.3VSB

Do not pull high on carrier

USB_6_7_OC#

A38

USB over-current sense, USB ports 6 and 7. A pull-up
for this line shall be present on the module. An open
drain driver from a USB current monitor on the carrier
board may drive this line low.

I 3.3VSB

PU 10k 3.3VSB

Do not pull high on carrier

3.3.10. USB Root Segmentation

Row A/B

HSIC 0

HSIC 1

XHCI Controller

EHC I Controller

P1

P2

P3

P4

P1-P4

SSP1

P5

P6

US
B

0

-/

A

4

5

US
B

0+

/

A

46

U

SB1
-/

B4
5

US
B1

+

/

B4

6

US

B

2-

/

A

4

2

US

B

2

+

/

A

43

U

SB3
-/

B4
2

US

B

3+

/

B4
3

US

B

4-

/

A

3

9

US

B

4

+

/

A

40

U

SB5
-/

B3
9

US

B

5+

/

B4
0

US
B6

-

/

A

3

6

US

B

6+

/

A

37

US
B7

-

/

B

3

6

US

B

7

+

/

B

37

US
B

3_

RN

0

/ C3

US

B

3_

RP

0

/

C4

US
B

3_

TN

0

/

D

3

US

B3
_T

P

0

/

D

4

US
B

3_

RN

1

/ C

3

US
B3
_

RP

1

/

C4

US
B3

_T

N

1

/

D

3

US
B3
_

TP

1

/

D

4

US
B

3_

R

N

2

/ C
3

US
B3
_

R

P2

/

C4

US
B3

_

TN

2

/

D

3

US
B3
_T

P2

/

D

4

US

B

3_

R

N

3

/ C

3

US
B3
_

R

P3

/

C4

US

B

3_

TN

3

/

D

3

US

B

3

_T

P3

/

D

4

Row C/D

USB Hub

Port 0

(1.1/2.0)

Port 1

(1.1/2.0)

Port 2

(1.1/2.0)

Port 3

(1.1/2.0)

Port 4

(1.1/2.0)

Port 5

(1.1/2.0)

Port 6

(1.1/2.0)

Port 0

(3.0)

3.3.11. SPI (BIOS only)

Signal

Pin # Description

I/O

PU/PD

Comment

SPI_CS#

B97

Chip select for Carrier Board SPI BIOS Flash.

O 3.3VSB

Only supports CS0

SPI_MISO

A92

Data in to module from carrier board SPI BIOS flash.

I 3.3VSB

SPI_MOSI

A95

Data out from module to carrier board SPI BIOS flash.

O 3.3VSB

SPI_CLK

A94

Clock from module to carrier board SPI BIOS flash.

O 3.3VSB

SPI_POWER

A91

Power supply for Carrier Board SPI – sourced from Module
– nominally 3.3V.
The Module shall provide a minimum of 100mA on
SPI_POWER.
Carriers shall use less than 100mA of SPI_POWER.
SPI_POWER shall only be used to power SPI devices on
the Carrier

O P 3.3VSB

BIOS_DIS0#

A34

Selection strap to determine the BIOS boot device.

I

PU 10K 3.3V

Carrier shall pull to GND
or leave not- connected.

BIOS_DIS1#

B88

Selection strap to determine the BIOS boot device.

I

PU 10K 3.3V

Carrier shall pull to GND
or leave not- connected

Advertising