Achronix Speedster22i Interlaken - Manual (Page 21)

Name Direction Clock Description
Definition rev1.2.
stat_rx_crc32_err[11
:0]
Output clk
Diagnostic Word CRC32 Error/Invalid. This
bus provides indication of an invalid
CRC32 in the Diagnostic Word for the
respective lane. These signals are asserted
with a value of 1 for one LBUS clock cycle
each time an error is detected.
stat_rx_mubits[7:0] Output clk
RX Multiple-Use Control Bits. This bus
contains the “Multi-Use” field of the
Interlaken Control (see Interlaken Protocol
Definition). The value of the bus are
bits[31:24] of the most recently received
Interlaken Control Word.
stat_rx_synced[11:0] Output clk
Word Boundary Synchronized. These
signals indicate whether a lane is word
boundary synchronized. A value of 1
indicates the corresponding lane has
achieved word boundary synchronization.
stat_rx_synced_err[
11:0]
Output clk
Word Boundary Synchronization Error.
These signals indicate whether an error
occurred during word boundary
synchronization in the respective lane. A
value of 1 indicates the corresponding lane
had a word boundary synchronization
error.
stat_rx_mf_len_err[
11:0]
Output clk
Meta Frame Length Error. These signals
indicate whether a Meta Frame length
mismatch occurred in the respective lane. A
value of 1 indicates the corresponding lane
is receiving Meta Frame of wrong length.
stat_rx_mf_repeat_e
rr
[11:0]
Output clk
Meta Frame Consecutive Error. These
signals indicate whether consecutive Meta
Frame errors occurred in the respective
lane. A value of 1 indicates an error in the
corresponding lane.
stat_rx_descram_err
[11:0]
Output clk
Scrambler State Control Word Error. These
signals indicate a mismatch between the
received Scrambler State Word and the
expected value. A value of 1 indicates an
error in the corresponding lane.
stat_rx_aligned Output clk
All Lanes Aligned/De-Skewed. This signal
indicates whether all lanes are aligned and
UG032, May 15, 2014 21