Achronix Speedster22i Interlaken User Manual

Page 3

Advertising
background image

Table of Contents

Copyright Info .................................................................................. 2

Table of Contents ............................................................................ 3

Introduction ..................................................................................... 6

Design Overview ............................................................................. 8

Hierarchy ........................................................................................................... 9

Typical Operation ............................................................................................ 10

Flow Control .......................................................................................................... 10

Start-Up Procedure ................................................................................................ 10

Clocking .......................................................................................................... 12

TX LBUS Interface .......................................................................................... 25

Data Formatting ..................................................................................................... 26

Packet Mode ......................................................................................................... 26

Segment Mode ...................................................................................................... 26

Use of tx_bctlin ...................................................................................................... 27

RX LBUS Interface .......................................................................................... 28

Status/Control Interface ................................................................................... 30

RX Meta Frame Status .......................................................................................... 30

RX Error Status ..................................................................................................... 31

CRC32 Diagnostics Checking................................................................................ 33

Interlaken Status Messaging for the Receiver ........................................................ 33

Interlaken Status Messaging for the Transmitter .................................................... 34

Transmitter Multiple-Use Bits ................................................................................. 34

Receiver Multiple-Use Bits ..................................................................................... 34

Transmitter Flow-Control Inputs ............................................................................. 35

Register Interface ............................................................................................ 36

Description of Features ................................................................ 45

Lane Decommission ........................................................................................ 45

Disabling Consecutive Lanes................................................................................. 45

Consecutive Transmit Lanes ............................................................................................ 45

Consecutive Receive Lanes ............................................................................................. 45

Disabling a Single Lane ......................................................................................... 46

Single Transmit Lane ........................................................................................................ 46

Single Receive Lane ......................................................................................................... 46

Link Level Flow Control ................................................................................... 47

UG032, May 15, 2014

3

Advertising