Achronix Speedster22i Clock and Reset Networks - Manual (Page 19)

UG027, May 21, 2014 19
Junctions
Data-to-Clock Junctions
There are multiple junction-points in the fabric where a data-interconnect signal can drive a
clock network signal:
a. Clock Hub (16 data inputs; already discussed above),
b. CRMU (4 data inputs per region; already discussed above),
c. RLB input (any Logic Cluster clock can be driven by a selected data signal),
d. Selected BRAM, LRAM, or Multiplier input.
Based on the fanout and other requirements of the clock signal that is generated in the data
interconnect portion of the programmable logic fabric, an appropriate junction point would
be selected by ACE.
Clock-to-Data Junctions
Switching elements can allow some LUT inputs, BRAM inputs, LRAM inputs, and BMAC
inputs to be driven by a signal outputted by the CRMU. In particular, this would allow
certain functions that may have high fanout like register resets and clock enables to be driven
by signals from the CRMU.