Dsp resource memory map, Table 4 : memory space map – Sundance SMT130 v.1.0 User Manual

Page 13

Advertising
background image

User Manual (QCF42); Version 3.0, 8/11/00; © Sundance Multiprocessor Technology Ltd. 1999

5 DSP Resource Memory Map

The Master module on the SMT130 can access the various resources available,
including the Shared SRAM and the PCI Bridge. Access to the PCI Bridge allows the
DMA engine in the PCI Bridge to be initiated by the DSP, mailbox registers can also
be manipulated. The table below illustrates the resources and their corresponding
address region when accessed by the Master module.

C60 Address Access

Description

Notes

0xD000 0000 – 0xD00F FFFF

Shared Memory Bank

1Mbyte SRAM

0x1C00 0000 – 0x1C00 00FF

PCI Bridge Registers

PCI Bridge Internal resisters

0x1800 0000 – 0x183F FFFF

Local-to-PCI Aperture 0

PCI Bridge Aperture 0 Space

Table 4 : Memory space map

Advertising