Sony MVS8000SF-C User Manual

Page 55

Advertising
background image

1-47

MVS-8000SF

..... DIO-62/63 board
<LED>
D1 (A-3) :

+

+

+

+

+12 V

+12 V power supply status indication.
Lit when the

+12 V power is supplied.

If this LED does not light, the fuse may have blown.

D5 (A-3) :

+

+

+

+

+5 V (DIO-62 board)

+5 V power supply status indication.
Lit when the

+5 V power is supplied.

D6 (A-4) :

+

+

+

+

+3.3 V

+3.3 V power supply status indication.
Lit when the

+3.3 V power is supplied.

D7 (A-5) :

+

+

+

+

+2.5 V

+2.5 V power supply status indication.
Lit when the

+2.5 V power is supplied.

1-8. Checks on Completion of Installation

A

B

C

D

E

F

G

H

J

K

L

M

N

P

R

1

2

3

4

5

6

7

8

9

10

11

12

13

TP3

D1

D7

TP1

TP2

D100

E6

D101

D6

S1

TP4

TP5

TP6

TP7

TP8

TP9

TP10

E7

E5

E4

E1

TP3501
TP3502

E2

E3

CN1

TP1000

TP1500

TP2000

TP4000

TP2500

TP3000

TP3500

TP4500

TP5000

TP5500

TP1001

TP1501

TP2001

TP2501

TP2502

TP2002

TP4001

TP4002

TP4501

TP4502

TP5001

TP5501

TP5502

TP5002

TP3001

TP3002

DIO-63 board A side/Component side

D100 (A-5) : CONF1
H2 to L2 FPGA (Spartan II) CONFIG DONE status
indication.
Not lit when configuration is completed.

D101 (A-6) : CONF2
D10 to L10 FPGA (Spartan II) CONFIG DONE status
indication.
Not lit when configuration is completed.

<Switch>
S1 (A-7) : DIO reset switch
Pressing this switch initializes the CPU on the DIO-62 and
DIO-63 board.

<Connector>
CN1 (A-6) : ISP common connector
Used only for production in the assembly factory. Used for
program writing into the JTAG device with ISP.

Advertising