User-defined i/o resources, Device-embedded logic and processing, Reconfigurable i/o architecture – National Instruments NI PXI-7831R User Manual

Page 14: Figure 1-1. high-level fpga functional overview, Reconfigurable i/o architecture -6

Advertising
background image

Chapter 1

Introduction

NI PXI-7831R User Manual

1-6

ni.com

User-Defined I/O Resources

With the RIO device, you can define both the combination of I/O resources
and the I/O resources themselves. You can also create new building blocks
on top of fixed I/O resources. For example, one application might require
an event counter that increments when a rising edge appears on any of three
digital input lines. Another application might require a digital line to be
asserted once an analog input exceeds a programmable threshold. You can
implement these user-defined behaviors in the hardware for fast,
deterministic performance.

Device-Embedded Logic and Processing

You can embed logic and processing in the FPGA of the RIO device.
Typical logic functions include Boolean operations, comparisons, and
basic mathematical operations. You can implement multiple functions
efficiently in the same design, operating sequentially or in parallel. It is
possible to implement more complex algorithms such as control loops,
but the size of the FPGA limits the scope of these algorithms.

Reconfigurable I/O Architecture

Figure 1-1, which illustrates a generic representation of RIO device, shows
an FPGA connected to fixed I/O resources and a bus interface.

Figure 1-1. High-Level FPGA Functional Overview

The fixed I/O resources include A/D converters (ADCs), D/A converters
(DACs), digital input or output lines, or other I/O resources. Software
accesses the RIO device through the bus interface, and the FPGA provides

FPGA

Bus Interface

Fixed I/O Resource

Fixed I/O Resource

Fixed I/O Resource

Fixed I/O Resource

Advertising