Table 1-6 – Xilinx ML605 User Manual

Page 27

Advertising
background image

ML605 Hardware User Guide

www.xilinx.com

27

UG534 (v1.8) October 2, 2012

Detailed Description

Table 1-6

lists the System ACE CF connections.

References

See the

System ACE CF product page

and the System ACE CompactFlash Solution Data Sheet.

[Ref 18]

Table 1-6:

System ACE CF Connections

U1 FPGA Pin

Schematic Net Name

U19 XCCACETQ144I

Pin Number

Pin Name

AM15

SYSACE_D0

66

MPD00

AJ17

SYSACE_D1

65

MPD01

AJ16

SYSACE_D2

63

MPD02

AP16

SYSACE_D3

62

MPD03

AG16

SYSACE_D4

61

MPD04

AH15

SYSACE_D5

60

MPD05

AF16

SYSACE_D6

59

MPD06

AN15

SYSACE_D7

58

MPD07

AC15

SYSACE_MPA00

70

MPA00

AP15

SYSACE_MPA01

69

MPA01

AG17

SYSACE_MPA02

68

MPA02

AH17

SYSACE_MPA03

67

MPA03

AG15

SYSACE_MPA04

45

MPA04

AF15

SYSACE_MPA05

44

MPA05

AK14

SYSACE_MPA06

43

MPA06

AJ15

SYSACE_MPBRDY

39

MPBRDY

AJ14

SYSACE_MPCE

42

MPCE

L9

SYSACE_MPIRQ

41

MPIRQ

AL15

SYSACE_MPOE

77

MPOE

AL14

SYSACE_MPWE

76

MPWE

AC8

SYSACE_CFGTDI

81

CFGTDI

AE8

FPGA_TCK

80

CFGTCK

AD8

FPGA_TDI

82

CFGTDO

AF8

FPGA_TMS

85

CFGTMS

AE16

CLK_33MHZ_SYSACE

(1)

93

CLK

Notes:

1. The System ACE CF clock is sourced from U28 33.000 MHz osc.

Advertising