Cirrus Logic CS4244 User Manual

Page 17

Advertising
background image

DS900F1

17

CS4244

COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

Test Conditions (unless otherwise specified):

VA_SEL

= 0 for VA = 3.3 VDC, 1 for VA = 5.0 VDC. The filter charac-

teristics have been normalized to the sample rate (F

S

) and can be referenced to the desired sample rate by multi-

plying the given characteristic by F

S

.

Notes:

22. Response is clock-dependent and will scale with F

S

.

23. For Single-Speed Mode, the measurement bandwidth is 0.5465 F

S

to 3 F

S

.

For Double-Speed Mode, the measurement bandwidth is 0.577 F

S

to 1.4 F

S

.

24. The DAC group delay is measured from the FS/LRCK transition (rising or falling) before the first bit of

a (group of) sample(s) is transmitted on the SDINx pins to the time it appears on the AOUTx pins.

Parameter

Min

Typ

Max

Unit

Single-Speed Mode
Passband

(Note 22)

to -0.05 dB corner

to -3 dB corner

0
0

-
-

0.4780
0.4996

F

S

F

S

Frequency Response 20 Hz to 20 kHz

-0.01

-

+0.12

dB

StopBand

0.5465

-

-

F

S

StopBand Attenuation

(Note 23)

102

-

-

dB

DAC1-4 Group Delay

(Note 24)

-

11/Fs

-

s

Double-Speed Mode
Passband

(Note 22)

to -0.1 dB corner

to -3 dB corner

0
0

-
-

0.4650
0.4982

F

S

F

S

Frequency Response 20 Hz to 20 kHz

-0.05

-

+0.2

dB

StopBand

0.5770

-

-

F

S

StopBand Attenuation

(Note 23)

80

-

-

dB

DAC1-4 Group Delay

(Note 24)

-

7/Fs

-

s

Advertising