Trim and soft start, Adjustment, The power behind performance – Vicor VI Chip Remote Sense PRM Evaluation Board User Manual

Page 25

Advertising
background image

The Power Behind Performance

Rev 1.1 09/14

vicorpower.com

Applications Engineering: 800 927.9474

Page 25

Paralleling

The paralleling and current sharing capability of the devices can be demonstrated by
stacking multiple evaluation board and interconnecting the inputs and outputs with
standoffs of sufficient current rating to create a parallel array. See Figure 17 below. One
board should be configured normally for Remote Sense operation and placed on top for
easy access to control circuitry. The remaining PRMs should be configured as Slaves and
placed underneath.
When paralleling PRMs, the PC, PR and SG pins should be connected together. Dual
paralleling wire to board connectors (J17 and J18) are used for transferring signal pins
(PC, PR and SG) in parallel operation from board to board. These connectors provide
simple strip and insert option and accept 18-24 AWG solid wires. PR and SG wires can
be twisted to minimize noise pick-up. Note that when using J17 and J18, SG pins will be
connected together through an on board 1 OHM series resistors to decouple
signal grounds.
VTM

®

boards can also be connected in parallel to create high power PRM-VTM arrays.

VTM input and outputs need to be connected in parallel using same size standoffs.
Each VTM requires a VC signal from a PRM

®

in order to start and it is recommended to

connect one PRM VC to one VTM VC using the connector J13 when possible. If needed
a single PRM VC can be used to drive up to two VTMs (will require additional off board
connections).

Conclusion

The PRM

®

evaluation board is a flexible tool which allows users to implement and

perform basic testing on various configurations, including PRM-VTM

®

module

combinations. This user guide covers some basic topics; however, it cannot describe
every scenario. If additional information required, please contact
Vicor Applications Engineering.

Figure 17.

Paralleling of PRM

evaluation board

Top - Master

Bottom - Slaves

Interconnect

signals

Advertising