Banner SureCross DX80 Wireless Networks - Manual (Page 16)

Output Assembly Object, DX80 Outputs, Instance 112 (0x70). Words are not allocated for any specific unit but are
used, in device order, for each of the device output registers selected using the EIP checkbox.
For proper EtherNet/IP communication, the minimum requested packet interval should be 150 milliseconds or higher.
Instance 100 Instance 112
Word # Inputs Word # Outputs
0 Input 1 0 Output 1
1 Input 2 1 Output 2
2 Input 3 2 Output 3
3 Input 4 3 Output 4
… … … …
… … … …
226 Input 227 226 Output 227
227 Input 228 227 Output 228
3.3.2 EtherNet/IP to PLC5 and SLC5 Register Map
Allen-Bradley’s PLC5 and SLC5 family of devices use PCCC communications over EtherNet/IP. The DX80 wireless system
supports these PLCs using input and output register arrays.
There is one input assembly object for all DX80 input points and one output assembly object for all DX80 output points.
Each object is 228 elements long, with each element a 16-bit integer. The DX80 wireless data table addresses are N7 for
read and N14 for write. The MSG instruction only handles up to 103 words; use multiple MSG instructions if all data is
required.
N7 - Read Registers N14 - Write Registers
0 Input 1 0 Output 1
1 Input 2 1 Output 2
2 Input 3 2 Output 3
3 Input 4 3 Output 4
… … … …
… … … …
226 Input 227 226 Output 227
227 Input 228 227 Output 228
Host Controller Systems
16