Chipset, 2 chipset – ADLINK CM3-GF User Manual

Page 25

Advertising
background image

TME-104P-CMx-GF-1V7

Rev 1.7

17 (81)

Large High-Performance On-Chip Cache

32KB I-Cache, 32KB D-Cache

512KB L2 per Core

Integrated Display Interfaces

Dual, independent display support (n/a on CMx-GF)

Dual-link or dual single-link DVI (n/a on CMx-GF)

HDMI™ (n/a on CMx-GF)

Dual DisplayPort (n/a on CMx-GF)

LVDS

Analog VGA

AMD Virtualization™ Technology (AMD-V™)

SVM lock and unlock

Nested paging

Next RIP

LBR virtualization

8 address space identifiers

Performance counter guest/host bit

Nested page table fault info

3.2 Chipset

The AMD A55E (Hudson-E1) is AMD’s first generation Fusion Controller Hub (FCH) designed to deliver the
quality and performance needed for everyday computing, multitasking, and multimedia functionality.
Supporting AMD's Fusion Accelerated Processor Units (APUs), Hudson-E1 FCH replaces the traditional two-chip
approach with a new, single-chip architecture, reducing power consumption and improving system
performance while reducing the overall chipset footprint. The AMD Hudson-E1 FCH provides expanded I/O
connectivity for advanced usage models to take advantage of modern peripheral devices.

Unified Media Interface (UMI)

1-, 2-, or 4-lane Unified Media Interface connecting the FCH with the APU

Automatic detection of lane configuration on boot up

Dynamic lane width up/down configuration on detecting bandwidth requirement

Supports transfer rate of up to 5.0 GT/s per lane

Clock speed can be locked at 2.5 GHz for power saving

PCI Express

®

2.0 Controller

4-lane PCI Express® (PCIe®) 2.0 interface, supporting up to four general purpose (GPP) devices (n/a
on CMx-GF).

PCI Host Bus Controller

Supports PCI bus at 33MHz

Supports PCI Rev. 2.3 specification

Advertising
This manual is related to the following products: