Lsu_icrr1), Section 5.33 – Texas Instruments TMS320C645X User Manual

Page 134

Advertising
background image

www.ti.com

5.33

LSU Module Interrupt Condition Routing Register 1 (LSU_ICRR1)

SRIO Registers

Figure 89. LSU Module Interrupt Condition Routing Register 1 (LSU_ICRR1)

31

28

27

24

23

20

19

16

ICR15

ICR14

ICR13

ICR12

R/W-0000

R/W-0000

R/W-0000

R/W-0000

15

12

11

8

7

4

3

0

ICR11

ICR10

ICR9

ICR8

R/W-0000

R/W-0000

R/W-0000

R/W-0000

LEGEND: R = Read, W = Write, n = value at reset

Table 63. LSU Module Interrupt Condition Routing Register 1 (LSU_ICRR1) Field Descriptions

Bit

Field

Value

Description

31-0

ICR (15-8)

Load/Store module interrupt condition routing bits

Serial RapidIO (SRIO)

134

SPRU976 – March 2006

Submit Documentation Feedback

Advertising