Kontron AT8242 - Manual (Page 30)

14 AT8242
www.kontron.com
2.6 Serial-Over-LAN (SOL)
The AT8242 supports Serial-Over-LAN on both Base Interfaces channels with a default speed of 115.2 kbps.
There is one SOL instance dedicated to Unit Processor (P2010) and one SOL instance dedicated to each NPUs
(Cavium). The communication on the Front Plate serial connection will take priority if a cable is present.
IPMI-Over-LAN allows Serial-Over-LAN (SOL) Payload traffic.
2.7 Web Interface
The AT8242 provides a Web interface. This interface provides the sensor list and their corresponding
readings. It also provides a power control page for the Unit Processor (P2010). This page gives the possibility
to initiate a graceful shutdown, a power down, a power cycle and a payload reset.
The Web interface also provides a power control page for the NPUs (Cavium). This page gives the possibility to
do a graceful shutdown, power down, power up, power cycle or a reset of each NPU independently (within its
virtual AMC domain).
2.8 FPGA
The FPGA has many functions. One of them is to act as a companion chip to the IPMC. The states of all the
critical signals controlled by the IPMC are memorized in the FPGA and are preserved while the IPMC firmware
is being updated.
The FPGA is a RAM-based chip that is preloaded from a separate flash memory at power-up. Two such flash
memory devices are provided; one that can only be programmed in factory and the other one that can be
updated in the field. The factory flash is selected by inserting jumper JP1 pins 1-2. Field updates require a
power-cycle of the board. The IPMI LED2 will blink amber if the factory flash is being used to signal a fail safe
configuration.
The FPGA update complies to PICMG HPM.1 specification and is remotely updatable via any IPMC channel.
Note:
Standard product uses a RJ-45 8 pins connector. RI (ring indicator) and DCD (data carrier detect)
signals are not available.
The pinout is a custom one, not the same as RS-232D TIA/EIA-561.
Note:
Power up is not supported by the Web interface because the Base Interface is not available without
payload power.