Temperature information, Power information, Power graph – Altera Stratix V Advanced Systems User Manual

Page 33: Graph settings, Reset, The clock control, The clock control –15

Advertising
background image

Chapter 5: Board Test System

5–15

The Clock Control

February 2013

Altera Corporation

Stratix V Advanced Systems Development Kit

User Guide

f

For detailed information on how power rails are shared between FPGA1
and FPGA2, see the power rail table or the power tree diagram available in
the

Stratix VAdvanced Systems Development Board Reference Manual

.

Temperature Information

The Temperature information controls display the following temperature readings
for the board and the FPGA on the board:

FPGA1

—Indicates the temperature of the FPGA1 (U29) device.

Board

—Indicates the overall board temperature.

FPGA2

—Indicates the temperature of the FPGA2 (U35) device.

Power Information

The Power information control displays current, maximum, and minimum power
readings for the following units:

mAmp

Power Graph

The power graph displays the mA power consumption of your board over time. The
green line indicates the current value. The red line indicates the maximum value read
since the last reset. The yellow line indicates the minimum value read since the last
reset.

Graph Settings

The following Graph settings controls allow you to define the look and feel of the
power graph:

Scale select

—Specifies the amount to scale the power graph. Select a smaller

number to zoom in to see finer detail. Select a larger number to zoom out to see the
entire range of recorded values.

Update speed

—Specifies how often to refresh the graph.

Reset

This Reset control clears the graph, resets the minimum and maximum values, and
restarts the Power Monitor.

The Clock Control

The Clock Control application sets the five Si5338 programmable oscillators. Each
Si5338 devices each have four independently programmable outputs. All four outputs
are programmable between 16 KHz and 350 MHz. All four outputs can support the
higher frequencies, but they cannot be programmed for multiple frequencies above
350 MHz. If you want multiple outputs above 350 MHz, all outputs above 350 MHz
must be the same frequency, and must be frequencies from 367 MHz to 473.33 MHz or
from 550 MHz to 710 MHz.

Advertising