MSI RD480 Neo2 User Manual

Page 70

Advertising
background image

3-25

BIOS Setup

M emory Voltage
This item allows you to select the memory voltage.

DRAM Timing
Selects whether DRAM timing is controlled by the SPD (Serial Presence Detect)
EEPROM on the DRAM module. Setting to [Auto] enables the DRAM timing automati-
cally to be determined by BIOS based on the configurations on the SPD. Selecting
[Manual] allows users to configure these fields manually.

CAS Latency (CL)
W hen the DRAM Timing is set to [Manual], the field is adjustable.The field controls
the CAS latency, which determines the timing delay before SDRAM starts a read
command after receiving it. Setting options: [Auto], [2.0], [2.5], [3.0].

TRAS
W hen the DRAM Timing is set to [Manual], the field is adjustable.This setting deter-
mines the time RAS takes to read from and write to a memory cell. Setting options:
[Auto], [5CLK~15CLK].

TRP
W hen the DRAM Timing is set to [Manual], the field is adjustable.This setting con-
trols the number of cycles for Row Address Strobe (RAS) to be allowed to precharge.
If insufficient time is allowed for the RAS to accumulate its charge before DRAM
refresh, refresh may be incomplete and DRAM may fail to retain data. This item
applies only when synchronous DRAM is installed in the system. Setting options:
[Auto], [2CLK~6CLK].

TRCD
W hen the DRAM Timing is set to [Manual], the field is adjustable.W hen DRAM is
refreshed, both rows and columns are addressed separately. This setup item al-
lows you to determine the timing of the transition from RAS (row address strobe) to
CAS (column address strobe). The less the clock cycles, the faster the DRAM
performance. Settings: 2T to 5T. Setting options: [Auto], [2CLK~6CLK].

TRRD
W hen the DRAM Timing is set to [Manual], the field is adjustable. Specifies the
active-to-active delay of different banks. Setting options: [Auto], [2T], [3T], [4T].

TRC
W hen the DRAM Timing is set to [Manual], the field is adjustable. The row cycle
time determines the minimum number of clock cycles a memory row takes to complete
a full cycle, from row activation up to the precharging of the active row. Setting
options: [Auto], [7T~22T].

Advertising