Cypress enCoRe CY7C63310 - Manual (Page 74)

CY7C63310, CY7C638xx
Document 38-08035 Rev. *K Page 74 of 83
Figure 28-9. SPI Master Timing, CPHA = 0
Figure 28-10. SPI Slave Timing, CPHA = 0
MSB
T
MSU
LSB
T
MHD
T
SCKH
T
MDO1
SS
SCK (CPOL=0)
SCK (CPOL=1)
MOSI
MISO
(SS is under firmware control in SPI Master mode)
T
SCKL
T
MDO
LSB MSB
MSB
T
SSU
LSB
T
SHD
T
SCKH
T
SDO1
SS
SCK (CPOL=0)
SCK (CPOL=1)
MOSI
MISO
T
SCKL
T
SDO
LSB MSB
T
SSS
T
SSH
[+] Feedback [+] Feedback