Figure 9-34, Sustained ultradma data out burst timing diagram – AMD Geode SC1201 User Manual

Page 413

Advertising
background image

AMD Geode™ SC1200/SC1201 Processor Data Book

413

Electrical Specifications

32579B

Figure 9-34. Sustained UltraDMA Data Out Burst Timing Diagram

t

DS

t

DH

t

DS

t

DH

t

DH

t

DVH

t

DVS

t

DVH

t

DVS

t

DVH

t

2CYC

t

CYC

t

CYC

t

2CYC

IDE_DATA[15:0]
at host

IDE_DATA[15:0]

at device

IDE_IOR0#
(HSTROBE0#)
at host

IDE_IOR0#
(HSTROBE0#)
at device

Note:

IDE_DATA[15:0] and IDE_IOR[0:1]# (HSTROBE[0:1]#) signals are shown at both the device and the host to
emphasize that cable settling time and cable propagation delay do not allow the data signals to be considered sta-
ble at the device until a certain amount of time after they are driven by the device.

Advertising
This manual is related to the following products: