16 power-up sequencing, Figure 9-56, Power-up sequencing with pwrbtn# timing diagram – AMD Geode SC1201 User Manual

Page 433: Table 9-46

Advertising
background image

AMD Geode™ SC1200/SC1201 Processor Data Book

433

Electrical Specifications

32579B

9.3.16

Power-Up Sequencing

Figure 9-56. Power-Up Sequencing With PWRBTN# Timing Diagram

Table 9-46. Power-Up Sequence Using the Power Button Timing Parameters

Symbol

Parameter

Min

Max

Unit

Comments

t

1

Voltage sequence

-100

100

ms

Optimum power-up results with
t

1

= 0.

t

2

PWRBTN# inactive after V

SB

or V

SBL

applied, whichever is applied last

0

1

µs

PWRBTN# is an input and must
be powered by V

SB

.

t

3

PWRBTN# active pulse width

16

4000

ms

If PWRBTN# max is exceeded,
ONCTL# will go inactive.

t

4

ONCTL# inactive after V

SB

applied

0

1

ms

t

5

Signal active after PWRBTN active

14

16

ms

t

6

V

CORE

and V

IO

applied after ONCTL#

active

0

ms

System determines when V

CORE

and V

IO

are applied, hence there

is no maximum constraint.

t

7

POR# inactive after V

CORE

and V

IO

applied

50

ms

POR# must not glitch during
active time.

t

1

V

SBL

V

SB

V

CORE

V

IO

PWRBTN#

ONTCL#

PWRCNT[2:1]

POR#

t

4

t

2

t

3

t

1

t

6

t

5

t

7

Advertising
This manual is related to the following products: