Table 2-2. maxq7667 register modules -9, Maxq7667 user’s guide – Maxim Integrated MAXQ7667 User Manual

Page 14

Advertising
background image

2-9

___________________________________________________________________________________________________________

MAXQ7667 User’s Guide

The MAXQ7667 peripheral register space (modules 0 to 5) contains registers that access the following peripherals:

Two general-purpose, 8-bit, I/O ports (P0, P1)

External interrupts (up to 16)

Three programmable Type 2 timer/counters

LIN-compatible UART interface

SPI

Analog module (SAR ADC and ultrasonic measurement)

Hardware multiplier

JTAG debug engine

Schedule timer

The lower 8 bits of all registers in modules 0 to 5 (as well as the AP module M8) are bit addressable.

Table 2-2. MAXQ7667 Register Modules

MODULE NAME (BASE SPECIFIER)

REGISTER

INDEX

M0

M1

M2

M3

M4

M5

M8

M9

M11

M12

M13

M14

M15

00h

PO0

MCNT

T2CNA0

T2CNA2

BPH

AP

A[0]

PFX[0]

IP

01h

PO1

MA

T2H0

T2H2

BTRN

APC

A[1]

PFX[1]

SP

02h

MB

T2RH0

T2RH2

SARC

A[2]

PFX[2]

IV

03h

EIF0

MC2

T2CH0

T2CH2

RCVC

A[3]

PFX[3]

OFFS

DP0

04h

EIF1

MC1

T2CNA1

PLLF

PSF

A[4]

PFX[4]

DPC

05h

MC0

T2H1

CNT1

AIE

IC

A[5]

PFX[5]

GR

06h

SPIB

T2RH1

SCON

CMPC

IMR

A[6]

PFX[6]

LC0

GRL

07h

SPICN

T2CH1

SBUF

CMPT

A[7]

PFX[7]

LC1

BP

DP1

08h

PI0

SPICF

T2CNB0

T2CNB2

ASR

SC

A[8]

GRS

09h

PI1

SPICK

T2V0

T2V2

SARD

A[9]

GRH

0Ah

T2R0

T2R2

LPFC

A[10]

GRXL

0Bh

EIE0

T2C0

T2C2

OSCC

IIR

A[11]

FP

0Ch

EIE1

MC1R

T2CNB1

FSTAT

BPFI

A[12]

0Dh

MC0R

T2V1

ERRR

BPFO

A[13]

0Eh

SCNT

T2R1

CHKSUM

LPFD

CKCN

A[14]

0Fh

STIM

T2C1

ISVEC

LPFF

WDCN

A[15]

10h

PD0

SALM

T2CFG0

T2CFG2

APE

11h

PD1

FPCTL

T2CFG1

STA0

12h

SMD

FGAIN

13h

EIES0

FCON

B1COEF

14h

EIES1

CNT0

B2COEF

15h

CNT2

B3COEF

16h

IDFB

A2A

Advertising