National Instruments PC-LPM-16/PnP User Manual
Page 121
Index
©
National Instruments Corporation
I -3
PC-LPM-16/PnP User Manual
switch settings with
corresponding base I/O address
(table), C-8 to C-9
block diagram, revised, C-4
interrupt selection, C-9 to C-10
disabling interrupts
(figure), C-10
IRQ5 factory setting
(figure), C-10
overview, C-4 to C-5
parts locator diagram, revised, C-5
PC-LPM-16PnP. See also installation.
base I/O address and interrupt
selection, 2-3
Plug and Play compatibility,
2-2 to 2-3
Configuration and Status Register Group
Command Register 1, D-4 to D-6
Command Register 2, D-7 to D-8
Command Register 3, D-9
overview, D-3
register map, D-1
Status Register 1, D-10 to D-12
Status Register 2, D-13
CONVPROG bit, D-10
Counter 0 Data Register
description, D-19
programming multiple A/D conversions
on single channel, D-30 to D-32
Counter 1 Data Register, D-20
Counter 2 Data Register, D-20
counter block diagram, 3-10
Counter Mode Register, D-21 to D-23
counter timing.
See
general purpose timing
and counter timing.
Counter/Timer (MSM82C53) Register Group
Counter 0 Data Register, D-19,
D-30 to D-32
Counter 1 Data Register, D-20
Counter 2 Data Register, D-20
Counter Mode Register, D-21 to D-23
overview, D-18
programming, D-36
register map, D-2
Timer Interrupt Clear Register, D-24
custom cables, 1-5 to 1-6
customer communication,
xii,
E-1 to E-2
D
D<7..0> bits
Counter 0 Data Register, D-19
Counter 1 Data Register, D-20
Counter 2 Data Register, D-20
Digital Input Register, D-25
Digital Output Register, D-24
D<15..8> bits, D-16
data acquisition timing circuitry, 3-6 to 3-7
block diagram, 3-5
data acquisition rates, 3-7
multichannel scanning data
acquisition, 3-7
single channel data acquisition, 3-7
data acquisition timing connections, 4-8 to 4-9
EXTCONV* signal timing (figure), 4-9
DATAERR/OVERFLOW bit, D-11
DAVAIL bit
A/D interrupt programming, D-35
analog input circuitry programming, D-28
description, D-12
DGND signal (table), 4-3, 4-4
differential nonlinearity, A-5
digital I/O circuitry
programming, D-35
theory of operation, 3-8
Digital I/O Register Group
Digital Input Register, D-25
Digital Output Register, D-24
overview, D-24
register map, D-2
digital I/O signal connections, 4-6 to 4-7
port connections (figure), 4-7
specifications and ratings, 4-6
digital I/O specifications, A-2 to A-3
DIN<0..7> signal
description (table), 4-3