Texas Instruments TMS320C6712D User Manual

Page 71

Advertising
background image

TMS320C6712D

FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR

SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005

71

POST OFFICE BOX 1443

HOUSTON, TEXAS 77251−1443

ASYNCHRONOUS MEMORY TIMING (CONTINUED)

Setup = 2

Strobe = 3

Not Ready

Hold = 2

BE

Address

Read Data

2

1

2

1

2

1

2

1

5

4

3

ARDY

7

7

6

6

5

ECLKOUT

CE[3:0]

EA[21:2]

ED[15:0]

AOE/SDRAS/SSOE†

ARE/SDCAS/SSADS†

BE[1:0]

AWE/SDWE/SSWE†

† AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE,

respectively, during asynchronous memory accesses.

Figure 26. Asynchronous Memory Read Timing

Advertising