Tablea.25 lsi53c1020 pci i/o space registers, A.25, Lsi53c1020 pci i/o space registers – Avago Technologies LSI53C1020 User Manual

Page 159

Advertising
background image

A-3

Version 2.4

Copyright © 2001–2004 by LSI Logic Corporation. All rights reserved.

Table A.25

LSI53C1020 PCI I/O Space Registers

Register Name

Offset

Read/Write

Page

System Doorbell

0x00

Read/Write

4-34

Write Sequence

0x04

Read/Write

4-35

Host Diagnostic

0x08

Read/Write

4-36

Test Base Address

0x0C

Read/Write

4-37

Diagnostic Read/Write Data

0x10

Read/Write

4-38

Diagnostic Read/Write Address

0x14

Read/Write

4-39

Reserved

0x18–0x2F

Reserved

Host Interrupt Status

0x30

Read/Write

4-40

Host Interrupt Mask

0x34

Read/Write

4-41

Reserved

0x38–0x3F

Reserved

Request Queue

0x40

Read/Write

4-42

Reply Queue

0x44

Read/Write

4-42

Advertising
This manual is related to the following products: