1 block diagram description, Block diagram description, Section 2.1, “block diagram description – Avago Technologies LSI53C1020 User Manual

Page 28

Advertising
background image

2-2

Functional Description

Version 2.4

Copyright © 2001–2004 by LSI Logic Corporation. All rights reserved.

Fusion-MPT architecture and how to control the LSI53C1020 using
Fusion-MPT technology.

2.1

Block Diagram Description

The LSI53C1020 consists of two major modules: a host interface module
and an Ultra320 SCSI channel module. The modules consist of the
following components:

•

Host Interface Module

–

Up to a 64-bit, 133 MHz PCI/PCI-X Interface

–

System Interface

–

I/O Processor (IOP)

–

DMA Arbiter and Router

–

Shared RAM

–

External Memory Interface

◊

Flash ROM Memory Controller

◊

NVSRAM

–

Timer and Configuration Control

◊

Device Configuration Controller

◊

Serial EEPROM Interface Controller

◊

General Purpose I/O (GPIO) Interface

◊

Chip Timer

•

Ultra320 SCSI Channel Module

–

Datapath Engine

–

Context Manager

–

Ultra320 SCSI Core

Figure 2.1

illustrates the relationship between these modules.

Advertising
This manual is related to the following products: