Altera SDI Audio IP Cores - Manual (Page 10)

3 SDI Audio IP Functional Description
2014.06.30
UG-SDI-AUD Subscribe Send Feedback
The following sections describe the block diagrams and components for the SDI Audio IP cores.
• Audio Embed IP core
• Audio Extract IP core
• Clocked Audio Input IP core
• Clocked Audio Output IP core
SDI Audio Embed IP Core
The SDI Audio Embed Audio IP core embeds audio into the SD-, HD-, and 3G-SDI video standards.
The format of the embedded audio is in accordance with the following standards:
• SMPTE272M-ABCD standard for SD-SDI
• SMPTE299M standard for HD-SDI
• SMPTE299M standard for 3G-SDI (provisional)
This IP core supports AES audio format for 48-kHz sampling rate
This figure shows a block diagram of the SDI Audio Embed IP core.
ISO
9001:2008
Registered
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html . Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134