1 pacing block – Texas Instruments TMS320TCI6486 User Manual

Page 42

Advertising
background image

Pacing block

Timed-

delay SM

DIV_NEXT

Divide SM

EVT_TIMED

EVT_DIV

EVT_OUT

PS_TICK

EVT_IN

EMAC Functional Architecture

www.ti.com

2.7.1

Pacing Block

In simple terms, interrupt pacing represents delaying the initial EMAC events to CPU interrupt based on
certain criteria. The pacing block is the basic building block for the interrupt pacing operation. One of the
motivations for interrupt pacing is that during Ethernet operation, hundreds or thousands of interrupts are
generated per second for packets transmitted or received and interrupt pacing relieves the CPU of the
burden of processing every single interrupt. This block provides time-based or count-based pacing of
interrupts, in any combination. In addition, this block supports reprogramming of timer value and count
value without hardware/software race condition and also facilitates use of the same timer and count
values for the next event period.

The EVT_IN is the pulse interrupt from EMAC. This is forwarded to timed-delay and divide by N state
machines (see

Figure 15

). The state machine outputs are combined and sent out as EVT_OUT. PS_TICK

is the clock tick from the prescalar block. The prescaler block forwards this signal to all the pacing blocks.

Figure 15. Pacing Block

42

C6472/TCI6486 EMAC/MDIO

SPRUEF8F – March 2006 – Revised November 2010

Submit Documentation Feedback

Copyright © 2006–2010, Texas Instruments Incorporated

Advertising