Configuration 4 (config4) – address 36 – Cirrus Logic CS1631 User Manual

Page 33

Advertising
background image

CS1630/31

DS954F3

33

6.9 Configuration 4 (Config4)

Address 36

6.10 Second Stage Dim (S2DIM)

Address 37

S2DIM sets the minimum dim for second stage (flyback, buck, or tapped buck). The register value is an un-

signed integer in the range of 0

value255. Enforced minimum dim percentage dim

min

is determined by the

following equation:

6.11 Maximum TT (TTMAX)

Address 38

TTMAX sets the maximum allowable target period for the second stage TT. The register value is an unsigned

integer in the range of 0

value255. The maximum TT period is determined by:

The maximum period for TT can be configured from 6.35

s to 1.63835ms.

7

6

5

4

3

2

1

0

T2CH1GAIN5 T2CH1GAIN4 T2CH1GAIN3 T2CH1GAIN2 T2CH1GAIN1 T2CH1GAIN0

SYNC

POL_ZCD

Number

Name

Description

[7:2]

T2CH1GAIN[5:0]

Sets T2 compensation gain T2

CH1CompGain

for channel 1, which is required

when T2 measurement compensation is enabled for flyback designs. The
value is an unsigned integer in the range of 0

T2CH1GAIN[5:0]<63. Com-

pensated T2 time T2

Compensated

used in the second stage charge regulation

loop is given by:

where,
T2

CH1CompGain

is a decimal number in the range of 0.0

T2

CH1CompGain

<4.0:

[1]

SYNC

Enables the digital synchronization signal that indicates which channel the
controller is signaling for each gate switching period on the IC’s SYNC pin.
The SYNC bit should be enabled for non-isolated second stage designs
where the synchronizer circuit is directly driven from the IC's SYNC pin.

0 = Disables SYNC onto pin
1 = Enables SYNC onto pin

[0]

POL_ZCD

Sets polarity of zero-current detection comparator output. Recommended to
set bit POL_ZCD to active-low polarity.

0 = Active-low polarity
1 = Positive polarity

7

6

5

4

3

2

1

0

2

7

2

6

2

5

2

4

2

3

2

2

2

1

2

0

7

6

5

4

3

2

1

0

2

7

2

6

2

5

2

4

2

3

2

2

2

1

2

0

T2

Compensated

T2

=

Measured

T

ZCD Ri

gEdge

sin

T2

CH1CompGain

T2

CH1CompGain

T2CH1GAIN[5:0] 0.0625

=

dim

min

S2DIM[7:0] 16 15

+

4095

--------------------------------------------------------

 100

=

TTMAX[7:0] 128 127

+

 50ns

Advertising
This manual is related to the following products: