24 interrupt pin register – Texas Instruments Dual/Single Socket CardBus and UntraMedia Controller PCI7621 User Manual

Page 104

Advertising
background image

4−14

4.24 Interrupt Pin Register

The value read from this register is function dependent. The default value for function 0 is 01h (INTA), the default value
for function 1 is 02h (INTB), the default value for function 2 is 03h (INTC), the default value for function 3 is 01h (INTA),
the default value for function 4 is 01h (INTA), the default value for function 5 is 01h (INTA). The value also depends
on the values of bits 28, the tie-all bit (TIEALL), and 29, the interrupt tie bit (INTRTIE), in the system control register
(PCI offset 80h, see Section 4.29). The INTRTIE bit is compatible with previous TI CardBus controllers, and when
set to 1, ties INTB to INTA internally. The TIEALL bit ties INTA, INTB, INTC, and INTD together internally. The internal
interrupt connections set by INTRTIE and TIEALL are communicated to host software through this standard register
interface. This read-only register is described for all PCI7x21/PCI7x11 functions in Table 4−6.

PCI function 0

Bit

7

6

5

4

3

2

1

0

Name

Interrupt pin − PCI function 0

Type

R

R

R

R

R

R

R

R

Default

0

0

0

0

0

0

0

1

PCI function 1

Bit

7

6

5

4

3

2

1

0

Name

Interrupt pin − PCI function 1

Type

R

R

R

R

R

R

R

R

Default

0

0

0

0

0

0

1

0

PCI function 2

Bit

7

6

5

4

3

2

1

0

Name

Interrupt pin − PCI function 2

Type

R

R

R

R

R

R

R

R

Default

0

0

0

0

0

0

1

1

PCI function 3

Bit

7

6

5

4

3

2

1

0

Name

Interrupt pin − PCI function 3

Type

R

R

R

R

R

R

R

R

Default

0

0

0

0

0

X

X

X

PCI function 4

Bit

7

6

5

4

3

2

1

0

Name

Interrupt pin − PCI function 4

Type

R

R

R

R

R

R

R

R

Default

0

0

0

0

0

X

X

X

PCI function 5

Bit

7

6

5

4

3

2

1

0

Name

Interrupt pin − PCI function 5

Type

R

R

R

R

R

R

R

R

Default

0

0

0

0

0

X

X

X

Advertising