Altera Parallel Flash Loader IP User Manual

Page 54

Advertising
background image

Example 4: Burst Mode

• Burst mode configuration time calculation:

.rbf size for EP2S15 = 577KB = 590,848 Bytes
Configuration mode = FPP without data compression or encryption
Flash access mode = Burst Mode
Flash data bus width = 16 bits
Flash access time = 100 ns
PFL input Clock = 100 MHz
DCLK ratio = 2

• Use the following formulas in this calculation:

Caccess = Taccess*Fclk+1
Cflash for Burst Mode = 1
Ccfg = 2
Coverhead = 20* Caccess + 8
Total Clock Cycles = Coverhead + max (Cflash, Ccfg)*N
Total Configuration Time = Total Clock Cycle/ PFL Input Clock

• Substitute these values in the following formulas:

Caccess = (100ns * 100 MHz) + 1 = 11
Cflash = 1
Ccfg = 2
Coverhead = (20*11)+8 = 228
Total Clock Cycles = 228 + 2 * 590848 = 1181924
Total Configuration Time at 100 MHz = 1181924 / 100 × 106 = 11.82 ms

54

Specifications

UG-01082

2015.01.23

Altera Corporation

Parallel Flash Loader IP Core User Guide

Send Feedback

Advertising