Altera Stratix IV GX FPGA Development Board User Manual

Page 49

Advertising
background image

Chapter 2: Board Components

2–41

Components and Interfaces

November 2010

Altera Corporation

Stratix IV GX FPGA Development Board, 530 Edition Reference Manual

J2.60

LVDS RX bit 2 or CMOS bit 13

HSMB_RX_D_P2

LVDS or 2.5-V

R7

J2.61

LVDS TX bit 2n or CMOS bit 14

HSMB_TX_D_N2

V9

J2.62

LVDS RX bit 2n or CMOS bit 15

HSMB_RX_D_N2

P6

J2.65

LVDS TX bit 3 or CMOS bit 16

HSMB_TX_D_P3

U10

J2.66

LVDS RX bit 3 or CMOS bit 17

HSMB_RX_D_P3

R6

J2.67

LVDS TX bit 3n or CMOS bit 18

HSMB_TX_D_N3

T9

J2.68

LVDS RX bit 3n or CMOS bit 19

HSMB_RX_D_N3

R5

J2.71

LVDS TX bit 4 or CMOS bit 20

HSMB_TX_D_P4

T10

J2.72

LVDS RX bit 4 or CMOS bit 21

HSMB_RX_D_P4

N6

J2.73

LVDS TX bit 4n or CMOS bit 22

HSMB_TX_D_N4

R10

J2.74

LVDS RX bit 4n or CMOS bit 23

HSMB_RX_D_N4

N5

J2.77

LVDS TX bit 5 or CMOS bit 24

HSMB_TX_D_P5

R9

J2.78

LVDS RX bit 5 or CMOS bit 25

HSMB_RX_D_P5

N8

J2.79

LVDS TX bit 5n or CMOS bit 26

HSMB_TX_D_N5

R8

J2.80

LVDS RX bit 5n or CMOS bit 27

HSMB_RX_D_N5

N7

J2.83

LVDS TX bit 6 or CMOS bit 28

HSMB_TX_D_P6

N9

J2.84

LVDS RX bit 6 or CMOS bit 29

HSMB_RX_D_P6

M6

J2.85

LVDS TX bit 6n or CMOS bit 30

HSMB_TX_D_N6

P8

J2.86

LVDS RX bit 6n or CMOS bit 31

HSMB_RX_D_N6

L5

J2.89

LVDS TX bit 7 or CMOS bit 32

HSMB_TX_D_P7

N11

J2.90

LVDS RX bit 7 or CMOS bit 33

HSMB_RX_D_P7

K6

J2.91

LVDS TX bit 7n or CMOS bit 34

HSMB_TX_D_N7

N10

J2.92

LVDS RX bit 7n or CMOS bit 35

HSMB_RX_D_N7

K5

J2.95

LVDS or CMOS clock out 1 or CMOS bit 36

HSMB_CLK_OUT_P1

K8

J2.96

LVDS or CMOS clock in 1 or CMOS bit 37

HSMB_CLK_IN_P1

AB6

J2.97

LVDS or CMOS clock out 1 or CMOS bit 38

HSMB_CLK_OUT_N1

J8

J2.98

LVDS or CMOS clock in 1 or CMOS bit 39

HSMB_CLK_IN_N1

AA5

J2.101

LVDS TX bit 8 or CMOS bit 40

HSMB_TX_D_P8

M8

J2.102

LVDS RX bit 8 or CMOS bit 41

HSMB_RX_D_P8

J6

J2.103

LVDS TX bit 8n or CMOS bit 42

HSMB_TX_D_N8

M7

J2.104

LVDS RX bit 8n or CMOS bit 43

HSMB_RX_D_N8

J5

J2.107

LVDS TX bit 9 or CMOS bit 44

HSMB_TX_D_P9

L8

J2.108

LVDS RX bit 9 or CMOS bit 45

HSMB_RX_D_P9

G8

J2.109

LVDS TX bit 9n or CMOS bit 46

HSMB_TX_D_N9

L7

J2.110

LVDS RX bit 9n or CMOS bit 47

HSMB_RX_D_N9

F8

J2.113

LVDS TX bit 10 or CMOS bit 48

HSMB_TX_D_P10

K7

J2.114

LVDS RX bit 10 or CMOS bit 49

HSMB_RX_D_P10

G6

J2.115

LVDS TX bit 10n or CMOS bit 50

HSMB_TX_D_N10

J7

Table 2–38. HSMC Port B Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 4)

Board

Reference

Description

Schematic Signal

Name

I/O Standard

Stratix IV GX

Device

Pin Number

Advertising