Samsung S3C2440A - Manual (Page 34)

S3C2440A RISC MICROPROCESSOR PRODUCT OVERVIEW
1-33
Table 1-4. S3C2440A Special Registers (Sheet 7 of 14)
Register
Name
Address
(B. Endian)
Address
(L. Endian)
Acc.
Unit
Read/
Write
Function
UART
ULCON0 0x50000000 ← W R/W UART 0 Line Control
UCON0 0x50000004 UART 0 Control
UFCON0 0x50000008 UART 0 FIFO Control
UMCON0 0x5000000C UART 0 Modem Control
UTRSTAT0 0x50000010 R UART 0 Tx/Rx Status
UERSTAT0 0x50000014 UART 0 Rx Error Status
UFSTAT0 0x50000018 UART 0 FIFO Status
UMSTAT0 0x5000001C UART 0 Modem Status
UTXH0 0x50000023 0x50000020 B W UART 0 Transmission Hold
URXH0 0x50000027 0x50000024 R UART 0 Receive Buffer
UBRDIV0 0x50000028 ← W R/W UART 0 Baud Rate Divisor
ULCON1 0x50004000 UART 1 Line Control
UCON1 0x50004004 UART 1 Control
UFCON1 0x50004008 UART 1 FIFO Control
UMCON1 0x5000400C UART 1 Modem Control
UTRSTAT1 0x50004010 R UART 1 Tx/Rx Status
UERSTAT1 0x50004014 UART 1 Rx Error Status
UFSTAT1 0x50004018 UART 1 FIFO Status
UMSTAT1 0x5000401C UART 1 Modem Status
UTXH1 0x50004023 0x50004020 B W UART 1 Transmission Hold
URXH1 0x50004027 0x50004024 R UART 1 Receive Buffer
UBRDIV1 0x50004028 ← W R/W UART 1 Baud Rate Divisor
ULCON2 0x50008000 UART 2 Line Control
UCON2 0x50008004 UART 2 Control
UFCON2 0x50008008 UART 2 FIFO Control
UTRSTAT2 0x50008010 R UART 2 Tx/Rx Status
UERSTAT2 0x50008014 UART 2 Rx Error Status
UFSTAT2 0x50008018 UART 2 FIFO Status
UTXH2 0x50008023 0x50008020 B W UART 2 Transmission Hold
URXH2 0x50008027 0x50008024 R UART 2 Receive Buffer
UBRDIV2 0x50008028 ← W R/W UART 2 Baud Rate Divisor