List of tables – Maxim Integrated Secure Microcontroller User Manual

Page 6

Advertising
background image

Secure Microcontroller User’s Guide

6 of 187

Figure 14-3. Mode2 and 3 Block Diagram .............................................................................................. 124

Figure 15-1. Crystal Connection ............................................................................................................. 130

Figure 15-2. Clock Source Input ............................................................................................................. 131

Figure 15-3. Bytewide RAM Instruction Execution Timing...................................................................... 133

Figure 15-4. Expanded Program Memory Fetch .................................................................................... 134

Figure 15-5. Expanded Data Memory Read ........................................................................................... 134

Figure 15-6. Expanded Data Memory Write ........................................................................................... 135

Figure 16-1. Invoking and Exiting the Loader on the DS5001/DS5002 Series ....................................... 140

Figure 16-2. Serial Load Configuration ................................................................................................... 141

Figure 16-3. Parallel Program Load Configuration ................................................................................. 150

Figure 16-4. Parallel Program Load Cycles ............................................................................................ 151

Figure 17-1. DS5000T/DS2250T Functional Block Diagram .................................................................. 155

Figure 17-2. DS5000T/DS2250T RTC Pattern Comparison Register .................................................... 157

Figure 17-3. DS5000T/DS2250T RTC Register Entry Flowchart ........................................................... 158

Figure 17-4. DS5000T/DS2250T RTC Registers ................................................................................... 159

Figure 17-5. Time Register Examples .................................................................................................... 161

Figure 17-6. DS2251T/DS2252T RTC Block Diagram ........................................................................... 163

Figure 17-7. DS2251T/DS2252T RTC Memory Map.............................................................................. 164

LIST OF TABLES

Table 4-A. Instructions That Affect Program Status Flag ......................................................................... 50

Table 7-A. Pin States in Idle/Stop Modes ................................................................................................. 63

Table 8-A. Timed-Access-Protected Control Bits ..................................................................................... 69

Table 10-A. SFR Reset States ................................................................................................................. 86

Table 12-A. Use of the RPC Mode ......................................................................................................... 105

Table 14-A. Serial Port Operating Modes ............................................................................................... 116

Table 14-B. Timer 1 Baud Rate Generation ........................................................................................... 119

Table 14-C. Serial I/O Operating Modes ................................................................................................ 126

Table 16-A. Serial Loader Baud Rates For Different Crystal Frequencies ............................................. 142

Table 16-B. 8751-Compatible Program Load Cycles ............................................................................. 152

Table 17-A. Alarm Mask Bit Operation ................................................................................................... 166

Advertising