Maxim Integrated Secure Microcontroller - Manual (Page 41)

Secure Microcontroller User’s Guide
41 of 187
Interrupt Priority Register
IP, 0B8H
D7 D6 D5 D4 D3 D2 D1 D0
RWT 1 1 PS PT1 PX1 PT0 PX0
RT-1 R-1 R-1 RW-0 RW-0 RW-0 RW-0 RW-0
R = Unrestricted Read Access, W = Unrestricted Write Access, T = Timed-access Write Only, n = Value after Reset, * = Special: see description
IP.7 RWT
Reset Watchdog Timer When a 1 is written to this bit via the timed-access procedure the watchdog timer
count will be reset and counting will begin again. Writing a 0 into this bit has no
effect. This bit will always read 1.
IP.4
PS
Serial Port Priority Programs serial port interrupts for high priority when set to 1. Low priority is
selected when cleared to 0.
IP.3
PT1
Timer 1 Priority Programs timer 1 interrupt for high priority when set to 1. Low priority is selected
when cleared to 0.
IP.2
PX1
External Interrupt 1 Priority Programs external interrupt 1 for high priority when set to 1. Low priority is
selected when cleared to 0.
IP.1
PT0
Timer 0 Priority Programs timer 0 interrupt for high priority when set to 1. Low priority is selected
when cleared to 0.
IP.0
PX0
External Interrupt 0 Priority Programs external interrupt 0 for high priority when set to 1. Low priority is
selected when cleared to 0.