Customizing and generating ip cores – Altera I/O Buffer (ALTIOBUF) IP Core User Manual

Page 5

Advertising
background image

Figure 4: IP Parameter Editors

View IP port

and parameter

details

Apply preset parameters for

specific applications

Specify your IP variation name

and target device

Legacy parameter
editors

Customizing and Generating IP Cores

You can customize IP cores to support a wide variety of applications. The Quartus II IP Catalog displays

IP cores available for the current target device. The parameter editor guides you to set parameter values

for optional ports, features, and output files.
To customize and generate a custom IP core variation, follow these steps:
1. In the IP Catalog (Tools > IP Catalog), locate and double-click the name of the IP core to customize.

The parameter editor appears.

2. Specify a top-level name for your custom IP variation. This name identifies the IP core variation files

in your project. If prompted, also specify the target Altera device family and output file HDL

preference. Click OK.

3. Specify the desired parameters, output, and options for your IP core variation:

• Optionally select preset parameter values. Presets specify all initial parameter values for specific

applications (where provided).

• Specify parameters defining the IP core functionality, port configuration, and device-specific

features.

• Specify options for generation of a timing netlist, simulation model, testbench, or example design

(where applicable).

• Specify options for processing the IP core files in other EDA tools.

4. Click Finish or Generate to generate synthesis and other optional files matching your IP variation

specifications. The parameter editor generates the top-level

.qip

or

.qsys

IP variation file and HDL files

UG-01024

2014.12.15

Customizing and Generating IP Cores

5

I/O Buffer (ALTIOBUF) IP Core User Guide

Altera Corporation

Send Feedback

Advertising