Altera Parallel Flash Loader IP User Manual

Page 41

Advertising
background image

Options

Value

Description

Byte address for

reserved block area

Specifies the start address of the reserved block

area for bad block management.
NAND flash memory may contain bad blocks that

contain one or more invalid bits. The reserve

blocks replace any bad blocks that the PFL IP core

encounters. Altera recommends that you reserve a

minimum of 2% of the total block. (Available only

if you select NAND Flash.)

On-die ECC

support

On or Off

Enables the support for on-die ECC. Certain

NAND flash memory devices has on-die ECC.

Allows the PFL IP core to use the on-die ECC of

the flash memory device.
Turning off this option allows the PFL IP core to

generate its own ECC engine. (Available only if

you select NAND Flash.)

Flash Programming
Flash programming

IP optimization

Area, Speed

Specifies the flash programming IP optimization.

If you optimize the PFL IP core for speed, the flash

programming time is shorter but the IP core uses

more LEs. If you optimize the PFL IP core for area,

the IP core uses less LEs, but the flash program‐

ming time is longer. (Available only if you select

CFI Parallel Flash.)

FIFO size

Specifies the FIFO size if you select Speed for flash

programming IP optimization. The PFL IP core

uses additional LEs to implement FIFO as

temporary storage for programming data during

flash programming. With a larger FIFO size,

programming time is shorter. (Available only if

you select CFI Parallel Flash.)

Add Block-CRC

verification acceler‐

ation support

On or Off

Adds a block to accelerate verification. (Available

only if you select CFI Parallel Flash.)

FPGA Configuration
External clock

frequency

Specifies the user-supplied clock frequency for the

IP core to configure the FPGA. The clock

frequency must not exceed two times the

maximum clock (

DCLK

) frequency acceptable by

the FPGA for configuration. The PFL IP core can

divide the frequency of the input clock maximum

by two.

UG-01082

2015.01.23

Parameters

41

Parallel Flash Loader IP Core User Guide

Altera Corporation

Send Feedback

Advertising