Altera Parallel Flash Loader IP User Manual
Page 6
Advertising

Manufacturer
Product Family
Density (Megabit)
Device Name
Macronix
MX25L
8
MX25L8035E
MX25L8036E
16
MX25L1635D
MX25L1635E
MX25L1636D
MX25L1636E
32
MX25L3225D
MX25L3235D
MX25L3235D
MX25L3236D
MX25L3237D
64
MX25L6436E
MX25L6445E
MX25L6465E
128
MX25L12836E
MX25L12845E
MX25L12865E
256
MX25L25635E
MX25L25735E
MX25U
8
MX25U8035
MX25U8035E
16
MX25U1635E
32
MX25U3235E
64
MX25U6435E
Table 3: NAND Flash Memory Device Supported by PFL IP Core
Manufacturer
Density (Megabit)
Device Name
Micron
512
NAND512 1.8V
NAND512 3.0V
NAND512 3.3V
Micron(MT29)
Samsung
512
K9F1208R0C
Toshiba
1000
TC58DVG02A1
Hynix
512
HY27US0812(1/2)B
6
Supported Flash Memory Devices
UG-01082
2015.01.23
Altera Corporation
Parallel Flash Loader IP Core User Guide
Advertising
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)