Data acquisition and stimulus, State/timing modules – Agilent Technologies 16700 User Manual

Page 21

Advertising
background image

21

Data Acquisition and Stimulus

State/Timing Modules

VisiTrigger Quickly Locates
Your Most Elusive Problems

VisiTrigger technology is a break-
through in logic analysis usability. It
combines increased trigger function-
ality with a user interface that is easy
to understand and use. Now with
VisiTrigger, capturing complex events
is as simple as pointing to the trigger
function and filling-in-the-blanks.

Features and Applications

VisiTrigger

• Use graphical views and sentence-like structures to help you

(available in the 16715A,

define a trace event.

16716A, 16717A, 16740A,

• Select trigger functions as individual trigger conditions or as

16741A, 16742A, 16750A

building blocks to easily customize a trigger for your specific task.

16751A, 16752A, and

• Set global counters to count events such as the number of times a

16760A state/timing

function executes, or the number of accesses to an l/O port.

modules)

• Set, clear or evaluate flags by any module in the frame. Flags allow
you to set up a trigger that is dependent on activity from more than
one bus in the system.

• Specify four-way arbitrary IF/THEN/ELSE branching.

Examples of Problems that Can be Captured Easily with VisiTrigger

Description

Typical Applications

Graphic

Pulse too narrow or too wide

• Line hangs at wrong level (high or low).
• Asynchronous input (for example, an interrupt) persists too long.
• Strobe width is too narrow or too wide.

Time between two edges is

• Excessive delay in responding to a bus grant request.

longer than specified

• Excessive delay in responding to a data valid with a data

acknowledged.

Pattern lasts longer than a

• A bus hangs up at a given value.

specified time

Pattern two exists within a

• An incorrect response to a read or write.

specified time after pattern

• An incorrect output from a FIFO or bridge.

one is detected

A pattern exists for less

• A driver is not holding a bus value long enough for a receiver to

than a specified time

respond.

Pulse too narrow

Pulse too wide

Min width

Max width

OR

time

edge 1

edge 2

pattern

time

pattern 1

pattern 2

time

pattern

time

Advertising