Design Example
Page 21
Phase-Locked Loop Reconfiguration (ALTPLL_RECONFIG) Megafunction
February 2012
Altera Corporation
Figure 17. Changing Parameters (91.79 to 96.91 ms)
Figure 18. Reconfiguration (96.92 to 117.4 ms)
