Altera Phase-Locked Loop Reconfiguration IP Core - Manual (Page 22)

Page 22 Design Example
Phase-Locked Loop Reconfiguration (ALTPLL_RECONFIG) Megafunction February 2012 Altera Corporation
Figure 19. Pulse Width Changes To 75:25 Ratio (110 to 113 ms)